

FIG. 1A






FIG. 1B




Appl. No. 09/827,073
Amdt. Dated January 6, 2004
Reply to Office Action of October 6, 2003
Annotated Sheet Showing Changes




1 Port SRAM Cell
1.3 x 1.9 - 2.47

FIG. 1C(1)
(Prior Art)







Appl. No. 09/827,073
Amdt. Dated January 6, 2004
Reply to Office Action of October 6, 2003
Annotated Sheet Showing Changes






2 Port SRAM Cell
1.3 x 2.3 - 2.99 (1.22 x 2.47)

FIG. 1C(2)



Dual-Port RAM, Interleaved Write Operation

FIG. 2



Dual-Port RAM, Interleaved ^{Read}Write Operation

FIG. 3